Scholar
Hongce Zhang
Google Scholar ID: C0Fiv5oAAAAJ
Hong Kong University of Science and Technology (Guangzhou)
Logic Design & Verification
Hardware Model Checking
Follow
Homepage
↗
Google Scholar
↗
Citations & Impact
All-time
Citations
649
H-index
13
i10-index
16
Publications
20
Co-authors
25
list available
Contact
Email
hongcezh@ust.hk
CV
Open ↗
GitHub
Open ↗
LinkedIn
Open ↗
Publications
10 items
AutoPDR: Circuit-Aware Solver Configuration Prediction for Hardware Model Checking
2026
Cited
0
LeGend: A Data-Driven Framework for Lemma Generation in Hardware Model Checking
2026
Cited
0
EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning
2026
Cited
0
ReVEAL: GNN-Guided Reverse Engineering for Formal Verification of Optimized Multipliers
2025
Cited
0
Functional Reduction to Speed Up Bounded Model Checking
2025
Cited
0
BDD2Seq: Enabling Scalable Reversible-Circuit Synthesis via Graph-to-Sequence Learning
2025
Cited
0
SMT-Sweep: Word-Level Representation Unification for Hardware Verification
2025
Cited
0
E-morphic: Scalable Equality Saturation for Structural Exploration in Logic~Synthesis
2025
Cited
0
Load more
Resume (English only)
Co-authors
25 total
Wenji Fang
Hong Kong University of Science and Technology
Sharad Malik
Professor of Electrical and Computer Engineering, Princeton University
Zhiyao Xie
Assistant Professor, Hong Kong University of Science and Technology
Co-author 4
Co-author 5
Aarti Gupta
Princeton University
Co-author 7
Co-author 8
×
Welcome back
Sign in to Agora
Welcome back! Please sign in to continue.
Email address
Password
Forgot password?
Continue
Do not have an account?
Sign up