Scholar
Peter Milder
Google Scholar ID: tZ_do3gAAAAJ
Associate Professor, Electrical and Computer Engineering, Stony Brook University
hardware design (FPGA and ASIC)
domain-specific hardware generation and optimization tools
computer-aided design
DSP
compute
Follow
Homepage
↗
Google Scholar
↗
Citations & Impact
All-time
Citations
1,816
H-index
16
i10-index
23
Publications
20
Co-authors
0
Contact
No contact links provided.
Publications
1 items
A VM-HDL Co-Simulation Framework for Systems with PCIe-Connected FPGAs
2017
Cited
1
Resume (English only)
Co-authors
0 total
Co-authors: 0 (list not available)
×
Welcome back
Sign in to Agora
Welcome back! Please sign in to continue.
Email address
Password
Forgot password?
Continue
Do not have an account?
Sign up