FlowPlace: Flow Matching for Chip Placement

📅 2026-04-26
📈 Citations: 0
Influential: 0
📄 PDF

career value

221K/year
🤖 AI Summary
This work addresses the limitations of existing chip placement generation models, which often rely on randomly synthesized data, suffer from low sampling efficiency, and frequently produce overlapping layouts. To overcome these challenges, the authors propose FlowPlace, a novel approach that integrates mask-guided synthetic data generation, a flow-matching training framework capable of incorporating flexible priors, and a hard-constrained sampling strategy that guarantees zero overlap. Evaluated on the OpenROAD and ICCAD 2015 benchmarks, FlowPlace significantly outperforms current state-of-the-art methods, achieving zero-overlap placements while accelerating sampling by 10–50× and delivering superior PPA (power, performance, and area) metrics.

Technology Category

Application Category

📝 Abstract
Chip placement plays an important role in physical design. While generative models like diffusion models offer promising learning-based solutions, current methods have the following limitations: they use random synthetic data for pre-training, require long sampling times, and often result in overlaps due to their dependence on gradient-based solvers during the sampling process. To overcome these issues, we propose FlowPlace, which features mask-guided synthetic data generation, flow-based efficient training with flexible prior injection, and hard constraint sampling for overlap-free layouts. Experiments on OpenROAD and ICCAD 2015 benchmarks show FlowPlace achieves better PPA metrics, 10-50$\times$ faster sampling efficiency, and zero overlaps.
Problem

Research questions and friction points this paper is trying to address.

chip placement
generative models
sampling efficiency
layout overlap
synthetic data
Innovation

Methods, ideas, or system contributions that make the work stand out.

flow matching
chip placement
mask-guided synthesis
hard constraint sampling
generative modeling
🔎 Similar Papers
P
Peng Xie
State Key Laboratory of Novel Software Technology, Nanjing University, China; School of Artificial Intelligence, Nanjing University, China
Ke Xue
Ke Xue
Nanjing University
Black-Box OptimizationMachine Learning
Y
Yunqi Shi
State Key Laboratory of Novel Software Technology, Nanjing University, China; School of Artificial Intelligence, Nanjing University, China
R
Ruo-Tong Chen
State Key Laboratory of Novel Software Technology, Nanjing University, China; School of Artificial Intelligence, Nanjing University, China; Huawei Noah’s Ark Lab, China
Chengrui Gao
Chengrui Gao
PhD student, Nanjing University
Learning to OptimizeCombinatorial OptimizationChip PlacementReinforcement Learning
Siyuan Xu
Siyuan Xu
Huawei Noah's Ark Lab
Physical DesignApproximate ComputingHigh-level SynthesisFPGAMachine Learning
C
Chenjian Ding
Huawei Noah’s Ark Lab, China
M
Mingxuan Yuan
Huawei Noah’s Ark Lab, China
Chao Qian
Chao Qian
Nanjing University
Artificial intelligenceevolutionary algorithmsmachine learning