NET4EXA: Pioneering the Future of Interconnects for Supercomputing and AI

📅 2025-09-10
🏛️ Euromicro Symposium on Digital Systems Design
📈 Citations: 0
Influential: 0
📄 PDF
🤖 AI Summary
This work addresses the urgent demand for high-performance interconnects in converged supercomputing and AI scenarios by developing a next-generation interconnect system, BXIv3, building upon the European BXI architecture, and outlining a roadmap toward BXIv4. Employing a hybrid development and co-design methodology, the project integrates commercial switching ASICs, custom IP cores, and FPGA-based NICs to construct a Technology Readiness Level (TRL) 8 prototype. Leveraging prior achievements such as RED-SEA, the system undergoes comprehensive validation across scientific computing, AI workloads, and standard benchmarks, demonstrating substantial improvements in scalability and communication performance. This interconnect solution is positioned to provide critical infrastructure support for exascale and post-exascale systems beyond 2025.

Technology Category

Application Category

📝 Abstract
NET4EXA aims to develop a next-generation high-performance interconnect for HPC and AI systems, addressing the increasing demands of large-scale infrastructures, such as those required for training Large Language Models. Building upon the proven BXI (Bull eXascale Interconnect) European technology used in TOP15 supercomputers, NET4EXA will deliver the new BXI release, BXIv3, a complete hardware and software interconnect solution, including switch and network interface components. The project will integrate a fully functional pilot system at TRL 8, ready for deployment into upcoming exascale and post-exascale systems from 2025 onward. Leveraging prior research from European initiatives like RED-SEA, the previous achievements of consortium partners and over 20 years of expertise from BULL, NET4EXA also lays the groundwork for the future generation of BXI, BXIv4, providing analysis and preliminary design. The project will use a hybrid development and co-design approach, combining commercial switch technology with custom IP and FPGA-based NICs. Performances of NET4EXA BXIv3 interconnect will be evaluated using a broad portfolio of benchmarks, scientific scalable applications, and AI workloads.
Problem

Research questions and friction points this paper is trying to address.

high-performance interconnect
exascale computing
AI systems
Large Language Models
HPC
Innovation

Methods, ideas, or system contributions that make the work stand out.

high-performance interconnect
exascale computing
AI workloads
co-design
FPGA-based NIC
🔎 Similar Papers
No similar papers found.
M
Michele Martinelli
INFN, Sezione di Roma, Italy
R
Roberto Ammendola
INFN, Sezione di Roma Tor Vergata, Italy
A
Andrea Biagioni
INFN, Sezione di Roma, Italy
C
Carlotta Chiarini
Università “Sapienza” di Roma, Italy
O
Ottorino Frezza
INFN, Sezione di Roma, Italy
F
Francesca Lo Cicero
INFN, Sezione di Roma, Italy
A
Alessandro Lonardo
INFN, Sezione di Roma, Italy
Pier Stanislao Paolucci
Pier Stanislao Paolucci
INFN Roma, past: ATMEL, IPITEC, Uni Roma Sapienza
PhysicsComputer ScienceEngineeringComputational Neuroscience
E
Elena Pastorelli
INFN, Sezione di Roma, Italy
P
Pierpaolo Perticaroli
INFN, Sezione di Roma, Italy
L
Luca Pontisso
INFN, Sezione di Roma, Italy
C
Cristian Rossi
Università “Sapienza” di Roma, Italy
Francesco Simula
Francesco Simula
Researcher at Istituto Nazionale Fisica Nucleare (INFN)
Quantum Chromo-DynamicsHigh Performance ComputingMessage Passing InterfaceGraphical Processing UnitsComputer Science
P
Piero Vicini
INFN, Sezione di Roma, Italy
D
David Colin
Atos - Eviden (BULL), France
G
Grégoire Pichon
Atos - Eviden (BULL), France
A
Alexandre Louvet
Atos - Eviden (BULL), France
J
John Gliksberg
Atos - Eviden (BULL), France
Claire Chen
Claire Chen
PhD student, Stanford University
contact-rich manipulationrobot learningmulti-modal sensing
M
Matteo Turisini
CINECA, Italy
A
Andrea Monterubbiano
CINECA, Italy
J
Jean-Philippe Nominé
Commissariat à l’énergie atomique et aux énergies alternatives (CEA), France
D
Denis Dutoit
Commissariat à l’énergie atomique et aux énergies alternatives (CEA), France
H
Hugo Taboada
Commissariat à l’énergie atomique et aux énergies alternatives (CEA), France
L
Lilia Zaourar
Commissariat à l’énergie atomique et aux énergies alternatives (CEA), France
M
Mohamed Benazouz
Commissariat à l’énergie atomique et aux énergies alternatives (CEA), France
Angelos Bilas
Angelos Bilas
Professor of Computer Science, University of Crete & FORTH, Greece
Storage SystemsComputer SystemsCloud ComputingParallel Computing
Fabien Chaix
Fabien Chaix
FORTH
InterconnectreliabilityFPGAs
M
Manolis Katevenis
Foundation for Research and Technology - Hellas (FORTH), Greece
Nikolaos Chrysos
Nikolaos Chrysos
Principal Researcher, Foundation for Research & Technology -- Hellas (FORTH)
High-speed InterconnectsCongestion controlRDMA HardwareComputer Simulations
E
Evangelos Mageiropoulos
Foundation for Research and Technology - Hellas (FORTH), Greece
Christos Kozanitis
Christos Kozanitis
Institute of Computer Science, FORTH, Greece
big datadistributed systemssystems for Machine LearningDNA sequencing
T
Thomas Moen
Numascale, Norway
S
Steffen Persvold
Numascale, Norway
E
Einar Rustad
Numascale, Norway
Sandro Fiore
Sandro Fiore
University of Trento
Fabrizio Granelli
Fabrizio Granelli
Full Professor of Telecommunications, University of Trento
Networking5G6GUAV communicationsWireless networks
Simone Pezzuto
Simone Pezzuto
Università degli Studi di Trento
Cardiac ModelingComputational CardiologyUncertainty Quantification
Raffaello Potestio
Raffaello Potestio
Department of Physics, University of Trento
Coarse-grained modelsmultiscale simulationsstatistical physicsbiophysics
L
Luca Tubiana
Università di Trento, Italy
P
Philippe Velha
Università di Trento, Italy
Flavio Vella
Flavio Vella
Associate Professor, University of Trento
High Performance ComputingParallel ComputingGraph AnalyticsGPU ComputingSystems for AI
Daniele De Sensi
Daniele De Sensi
Tenure-Track Assistant Professor, Sapienza University of Rome
High Performance ComputingInterconnection NetworksPower-Aware Computing
Salvatore Pontarelli
Salvatore Pontarelli
Computer Science - Sapienza
Fault tolerancecomputer networksnetworking