Scholar

Inna Partin-Vaisband

Google Scholar ID: visXuWkAAAAJ

University of Illinois Chicago

VLSI DesignAnalog/Mixed-Signal/DigitalVLSI CADPhysical IC DesignHardware Security

Homepage↗Google Scholar↗

Citations & Impact

All-time

Citations

471

H-index

12

i10-index

16

Publications

20

Co-authors

0

Contact

No contact links provided.

Publications

6 items

SHIFT: Dynamic Compute Relocation Framework for Communication-Aware Chiplet-Based Systems

2026

Cited

0

PALTO: Physics-Informed Active Learning for Tri-Gate FinFET Design Optimization for Vertical Power Delivery

2026

Cited

0

From Physics to Surrogate Intelligence: A Unified Electro-Thermo-Optimization Framework for TSV Networks

2026

Cited

0

GANGR: GAN-Assisted Scalable and Efficient Global Routing Parallelization

2025

Cited

0

Automated Hardware Trojan Insertion in Industrial-Scale Designs

2025

Cited

0

Fast and Accurate RFIC Performance Prediction via Pin Level Graph Neural Networks and Probabilistic Flow

2025

Cited

0

Resume (English only)

Co-authors

0 total

Co-authors: 0 (list not available)