Browse publications on Google Scholar (top-right) ↗
Resume (English only)
Academic Achievements
- Publications: Numerous high-impact publications in top journals such as TECS, TVLSI, TRETS, TPDS, and TCAD, and premier conferences including DAC, ICCAD, ASP-DAC, FCCM, FPL, ASAP, and FPT
- Awards: Best Paper Award Nominations at leading conferences, including FCCM’20, ASAP’19, FPT’19, and FPT’18
- Current Position: Research Associate at the Department of Computing, Imperial College London, working with Prof. Wayne Luk, focusing on ML/AI hardware and design automation
- Work Experience: Senior Engineer at Marvell Semiconductor, specializing in CPU microarchitecture design and verification; FPGA Specialist at China Financial Futures Exchange, developing low-latency FinTech computing systems
Education
- Ph.D.: Imperial College London, supervised by Prof. Wayne Luk
- B.S.: Microelectronics, Shanghai Jiao Tong University
- M.S.: Computer Science, Shanghai Jiao Tong University
- Years: Received B.S. and M.S. degrees in 2008 and 2011 respectively
Background
- Research Interests: Domain-specific hardware architectures and design automation for AI/ML workloads
- Professional Field: AI/ML hardware architecture and automation
- Brief Introduction: Will join the University of Bristol in January 2026 as a Lecturer (Assistant Professor, US equivalent) in the School of Electrical, Electronic and Mechanical Engineering (EEME).