Scholar
Zeng Wang
Google Scholar ID: SG-9EGYAAAAJ
New York University
Hardware Security
Logic Locking
Follow
Google Scholar
↗
Citations & Impact
All-time
Citations
50
H-index
4
i10-index
2
Publications
8
Co-authors
13
list available
Contact
No contact links provided.
Publications
11 items
Synthesis-in-the-Loop Evaluation of LLMs for RTL Generation: Quality, Reliability, and Failure Modes
2026
Cited
0
Focus Session: LLM4PQC -- An Agentic Framework for Accurate and Efficient Synthesis of PQC Cores
2026
Cited
0
TrojanGYM: A Detector-in-the-Loop LLM for Adaptive RTL Hardware Trojan Insertion
2026
Cited
0
Logic Encryption: This Time for Real
2025
Cited
0
TrojanLoC: LLM-based Framework for RTL Trojan Localization
2025
Cited
0
VeriDispatcher: Multi-Model Dispatching through Pre-Inference Difficulty Prediction for RTL Generation Optimization
2025
Cited
0
NetDeTox: Adversarial and Efficient Evasion of Hardware-Security GNNs via RL-LLM Orchestration
2025
Cited
0
LockForge: Automating Paper-to-Code for Logic Locking with Multi-Agent Reasoning LLMs
2025
Cited
0
Load more
Resume (English only)
Co-authors
13 total
Ozgur Sinanoglu
Professor of Electrical and Computer Engineering, New York University Abu Dhabi
Johann Knechtel
New York University Abu Dhabi
Likhitha Mankali
Ph.D. Candidate, Electrical and Computer Engineering, New York University
Co-author 4
Ramesh Karri కర్రి రమేష్
Professor of Electrical and Computer Engineering, New York University
Muhammad Shafique
Professor, ECE, New York University (AD-UAE, Tandon-USA), Director eBRAIN Lab
Jitendra Bhandari
PhD Student, New York University
Lanyu Shang
Loyola Marymount University
×
Welcome back
Sign in to Agora
Welcome back! Please sign in to continue.
Email address
Password
Forgot password?
Continue
Do not have an account?
Sign up