Scholar
Yibo Fan
Google Scholar ID: EVi0WncAAAAJ
Professor, Fudan University
Video Coding
Image Processing
Processor
VLSI Design
Follow
Homepage
↗
Google Scholar
↗
Citations & Impact
All-time
Citations
1,444
H-index
18
i10-index
44
Publications
20
Co-authors
3
list available
Contact
No contact links provided.
Publications
7 items
HLC: A High-Quality Lightweight Mezzanine Codec Featuring High-Throughput Palette
2026
Cited
0
Variance-Adaptive Muon: Accelerating LLM Pretraining with NSR-Modulated and Variance-Scaled Momentum
2026
Cited
0
GRACE: Designing Generative Face Video Codec via Agile Hardware-Centric Workflow
2025
Cited
0
JND-Guided Light-Weight Neural Pre-Filter for Perceptual Image Coding
2025
Cited
0
Sparse2Dense: A Keypoint-driven Generative Framework for Human Video Compression and Vertex Prediction
2025
Cited
0
Subjective and Objective Quality Assessment of Banding Artifacts on Compressed Videos
2025
Cited
0
M3-CVC: Controllable Video Compression with Multimodal Generative Models
arXiv.org · 2024
Cited
0
Resume (English only)
Academic Achievements
Released China’s first open-source H.264 and H.265 video encoder IP cores
Developed the world’s first gigapixel-scale video camera array
Designed a 4K H.265 RTL IP core with silicon-proven chips and demo systems
Created S-Cube sphere mapping technology for virtual reality applications
Implemented real-time video dehazing systems
Established the OpenASIC platform to promote open-source VLSI design
Research Experience
Leads the VIP Lab at Fudan University in research on video/image processing, AI, hardware architecture, and SoC design
Led the development of the world's first gigapixel video camera array integrated with edge AI algorithms
Founded OpenASIC (www.openasic.org), China’s first open-source ASIC website
Conducts research on video codec IP cores including H.264, H.265, H.266/VVC, and AVS3
Explores machine learning-based CODEC and ISP (Image Signal Processing) technologies
Investigates deep learning accelerators (DLA) and heterogeneous computing architectures (CPU/GPU/FPGA)
Co-authors
3 total
Co-author 1
Co-author 2
Co-author 3
×
Welcome back
Sign in to Agora
Welcome back! Please sign in to continue.
Email address
Password
Forgot password?
Continue
Do not have an account?
Sign up