Scholar
Subroto Kumer Deb Nath
Google Scholar ID: 3E3QhgkAAAAJ
Electrical and Software Engineering Department, University of Calgary
Hardware Security
Embedded Systems
FPGA
Static Analysis of RTL Design
Hardware Security Assets
Follow
Google Scholar
↗
Citations & Impact
All-time
Citations
2
H-index
1
i10-index
0
Publications
5
Co-authors
0
Contact
No contact links provided.
Publications
1 items
Toward Automated Potential Primary Asset Identification in Verilog Designs
2025
Cited
0
Resume (English only)
Co-authors
0 total
Co-authors: 0 (list not available)
×
Welcome back
Sign in to Agora
Welcome back! Please sign in to continue.
Email address
Password
Forgot password?
Continue
Do not have an account?
Sign up