TETRIS-Q: Tiling-based Effective Transient-fault Reduction on Interleaved Superconducting Qubits

2026-09-04

AI Summary

本文提出TETRIS-Q算法，结合基板级声子屏障和量子纠错交织，有效抑制超导量子比特中的辐射诱导瞬态故障，显著降低逻辑错误率。

Abstract

The struggle of the hour in quantum computing research is achieving effective suppression of the error mechanisms induced by the interaction of external radiation with superconducting quantum devices. Despite the rapid advancements in quantum error correction (QEC) of recent years, radiation-induced faults are yet to be fully addressed. These events are known to be the cause of simultaneous correlated defects in qubits that lie onto a single substrate, ultimately jeopardising QEC code effectiveness. In this paper, we propose to selectively combine substrate-level phonon barriers and QEC interleaving via a planar-mesh tiling algorithm, TETRIS-Q, reaching efficient and effective suppression of radiation events. Our cross-layer solution comes at no extra cost in terms of QEC code execution or decoding time. We model and simulate radiation-induced transient faults over a plethora of barrier and QEC interleaving configurations. Through more than 51 million quantum circuit simulations, we show peak logical error reductions of more than $99.8 \%$, together with an $80\%$ reduction of the observable transient duration with permeable barriers. We find that sparser tiling can reach comparable performance to single qubit tiling, prompting cost reductions of upwards of $87 \%$ in barrier tracing. By leveraging independent QEC code interleaving, we measure up to one order of magnitude average logical error rate reductions without the use of permeable barriers, and up to three orders of magnitude with the joint usage of barriers.

Problem

• quantum computing
• radiation-induced faults
• superconducting qubits
• quantum error correction (QEC)

Innovation

• Tiling Algorithm
• Phonon Barriers
• Quantum Error Correction Interleaving
• Radiation-induced Transient Faults