AGON: Automated Design Framework for Customizing Processors from ISA Documents

📅 2024-12-30
📈 Citations: 0
Influential: 0
📄 PDF
🤖 AI Summary
Custom processor design suffers from low efficiency, a disconnect between automation and real-world performance, and particular difficulty in rapidly generating high-performance out-of-order (OoO) execution architectures. Method: This paper proposes the first domain-specific processor auto-design framework powered by large language models (LLMs). It takes natural-language instruction-set documentation as input and introduces a novel nanoscale operator intermediate representation (nOP-IR) that decouples functional semantics from PPA (performance, power, area) optimization—enabling expressive, formally correct, and automatically optimized hardware generation. The framework integrates LLM-driven RTL synthesis, nOP-IR compilation, formal semantic verification, and PPA-aware logic synthesis. Results: Evaluated on OoO processors, our generated designs achieve 2.35× average speedup over expert-designed BOOM cores, while drastically reducing design cycle time and human effort.

Technology Category

Application Category

📝 Abstract
Customized processors are attractive solutions for vast domain-specific applications due to their high energy efficiency. However, designing a processor in traditional flows is time-consuming and expensive. To address this, researchers have explored methods including the use of agile development tools like Chisel or SpinalHDL, high-level synthesis (HLS) from programming languages like C or SystemC, and more recently, leveraging large language models (LLMs) to generate hardware description language (HDL) code from natural language descriptions. However, each method has limitations in terms of expressiveness, correctness, and performance, leading to a persistent contradiction between the level of automation and the effectiveness of the design. Overall, how to automatically design highly efficient and practical processors with minimal human effort remains a challenge. In this paper, we propose AGON, a novel framework designed to leverage LLMs for the efficient design of out-of-order (OoO) customized processors with minimal human effort. Central to AGON is the nano-operator function (nOP function) based Intermediate Representation (IR), which bridges high-level descriptions and hardware implementations while decoupling functionality from performance optimization, thereby providing an automatic design framework that is expressive and efficient, has correctness guarantees, and enables PPA (Power, Performance, and Area) optimization. Experimental results show that superior to previous LLM-assisted automatic design flows, AGON facilitates designing a series of customized OoO processors that achieve on average 2.35 $ imes$ speedup compared with BOOM, a general-purpose CPU designed by experts, with minimal design effort.
Problem

Research questions and friction points this paper is trying to address.

Custom Processor Design
Out-of-Order Execution
Efficiency Optimization
Innovation

Methods, ideas, or system contributions that make the work stand out.

nOP Function
Customized Processor Design
Performance Optimization
🔎 Similar Papers
No similar papers found.
Chongxiao Li
Chongxiao Li
ICT, CAS
Computer Architecture
D
Di Huang
SKL of Processors, ICT, CAS, Beijing, China
P
Pengwei Jin
State Key Lab (SKL) of Processors, Institute of Computing Technology (ICT), Chinese Academy of Sciences (CAS), Beijing, China, the University of Chinese Academy of Sciences, Beijing, China, and also with Cambricon Technologies
T
Tianyun Ma
University of Science and Technology of China, Hefei, China, SKL of Processors, ICT, CAS, Beijing, China, and also with Cambricon Technologies
Husheng Han
Husheng Han
Institute of Computing Technology, Chinese Academy of Sciences
Computer architectureSecurityDNNDomain-Specific Accelerator
S
Shuyao Cheng
SKL of Processors, ICT, CAS, Beijing, China
Y
Yifan Hao
SKL of Processors, ICT, CAS, Beijing, China
Yongwei Zhao
Yongwei Zhao
Institute of Computing Technology, Chinese Academy of Sciences
Computer Architecture
Guanglin Xu
Guanglin Xu
SKL of Processors, ICT, CAS, Beijing, China
Z
Zidong Du
SKL of Processors, ICT, CAS, Beijing, China, and Shanghai Innovation Center for Processor Technologies, Shanghai, China
R
Rui Zhang
SKL of Processors, ICT, CAS, Beijing, China
X
Xiaqing Li
Key Laboratory of Big Data and Artificial Intelligence in Transportation (Beijing Jiaotong University), Ministry of Education, Beijing, China
Yuanbo Wen
Yuanbo Wen
Institute of Computing Technology, Chinese Academy of Sciences
Machine Learning System
Yanjun Wu
Yanjun Wu
Institute of Software, Chinese Academy of Sciences
Computer Science
C
Chen Zhao
Institute of Software, CAS, Beijing, China
X
Xing Hu
SKL of Processors, ICT, CAS, Beijing, China, and Shanghai Innovation Center for Processor Technologies, Shanghai, China
Q
Qi Guo
SKL of Processors, ICT, CAS, Beijing, China