ESR-HGNN: Eliminating Semantic Redundancy for Efficient Mini-batch HGNN Inference

📅 2026-08-18
📈 Citations: 0
Influential: 0
📄 PDF
🤖 AI Summary
本文提出ESR-HGNN方法,通过消除语义冗余和优化遍历路径重用来解决异构图神经网络在小批量推理中的性能瓶颈问题。
📝 Abstract
Heterogeneous graph neural networks (HGNNs) are highly effective in processing heterogeneous graph data and have been widely adopted in critical domains. As real-world graph data continues to scale, performing direct inference on entire graphs becomes increasingly infeasible, making mini-batch methods the standard approach. However, in end-to-end HGNN inference, metapath-based mini-batch sampling constitutes a significant performance bottleneck due to the extensive random memory accesses induced by the irregular traversal of graph structures. Existing sampling paradigms suffer from excessive redundant traversals caused by inherent semantic redundancy, severely degrading sampling efficiency and, consequently, leading to suboptimal mini-batch inference performance. In this work, we propose a redundancy-aware HGNN sampling paradigm that leverages a metapath trie to reuse traversal paths, effectively eliminating redundant memory accesses. We then map it onto a multi-channel hardware sampling unit denominated ESR-HGNN. Furthermore, we introduce a reusability-driven metapath grouping technique that optimally clusters metapaths to maximize reusable traversal paths within hardware channels, enhancing efficiency in scenarios with semantic parallelism. Extensive experimental results demonstrate that ESR-HGNN achieves an average sampling performance improvement of one order of magnitude over CPU and GPU, accompanied by significant energy savings. Additionally, it delivers substantial speedup in end-to-end mini-batch inference when integrated with GPU and state-of-the-art HGNN inference accelerator.
Problem

Research questions and friction points this paper is trying to address.

Heterogeneous Graph Neural Networks
Mini-batch Sampling
Semantic Redundancy
Performance Bottleneck
Memory Accesses
Innovation

Methods, ideas, or system contributions that make the work stand out.

redundancy-aware HGNN sampling
metapath trie
reusability-driven metapath grouping
multi-channel hardware sampling unit
semantic parallelism
💼 Related Jobs
No related jobs found.
Dengke Han
Dengke Han
Institute of Computing Technology, Chinese Academy of Sciences
graph-based hardware acceleratorhigh-throughput computer architecture
M
Mingyu Yan
State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100045, China, and the University of Chinese Academy of Sciences, Beijing 101408, China
D
Duo Wang
State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100045, China, and the University of Chinese Academy of Sciences, Beijing 101408, China
Wenming Li
Wenming Li
Institute of Computing Technology, Chinese Academy of Sciences
High throughput computingProcessor ArchitectureSimulation platform
X
Xiaochun Ye
State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100045, China, and the University of Chinese Academy of Sciences, Beijing 101408, China
Dongrui Fan
Dongrui Fan
Institute of Computing Technology, Chinese Academy of Sciences
Computer ArchitectureProcessor DesignMany-core Design