Reconfigurable Computing Challenge: Transformer for Jet Tagging on Versal AI Engines

πŸ“… 2026-06-16
πŸ“ˆ Citations: 0
✨ Influential: 0
πŸ“„ PDF
πŸ€– AI Summary
Deploying high-performance Transformer models in the low-latency, resource-constrained trigger systems of CERN’s Large Hadron Collider presents significant challenges. This work proposes a reusable software framework that abstracts quantized, integer-only Transformers into composable building blocks tailored for the AMD Versal AI Engine, enabling efficient mapping of dense layers and multi-head attention mechanisms. The framework supports automatic generation of Vitis graph code from high-level Python models, facilitating the initial deployment of a Jet Tagging Transformer on the AI Engine. By releasing this extensible framework as open-source, the project fosters deeper integration between high-energy physics and reconfigurable computing.
πŸ“ Abstract
Transformer-based models achieve strong performance for jet tagging at the CERN LHC, but deploying them in low-latency, resource-constrained trigger systems is challenging. We present an initial implementation of a quantized, integer-only transformer for jet tagging on the AMD Versal AI Engine (AIE), mapping dense and multi-head attention (MHA) layers to AIE tiles. The main contribution is a reusable software framework that represents transformer layers as composable AIE building blocks and automatically generates the corresponding Vitis graph code from a high-level Python model description. This framework provides a foundation for future research and is released as open-source software at https://github.com/KastnerRG/particle_transformer_aie.
Problem

Research questions and friction points this paper is trying to address.

Reconfigurable Computing
Transformer
Jet Tagging
Low-latency Deployment
Resource-constrained Systems
Innovation

Methods, ideas, or system contributions that make the work stand out.

Reconfigurable Computing
Transformer
Jet Tagging
Versal AI Engine
Quantized Neural Networks
πŸ”Ž Similar Papers
No similar papers found.
G
Gram Koski
Department of Computer Science and Engineering, University of California San Diego
S
Sean Lipps
Department of Computer Science and Engineering, University of California San Diego
Z
Zhenghua Ma
Department of Computer Science and Engineering, University of California San Diego
G
G. Abarajithan
Department of Computer Science and Engineering, University of California San Diego
Ryan Kastner
Ryan Kastner
Professor of Computer Science and Engineering, UCSD
hardware securityhardware accelerationecological monitoring