Towards Block-Level Fault-Tolerant Quantum Simulation on Small High-Rate Non-CSS Codes

📅 2026-09-14
📈 Citations: 0
Influential: 0
📄 PDF
🤖 AI Summary
研究使用高率非CSS码和逻辑Trotter电路解决紧凑量子计算中的容错问题,通过构建标志提取电路等方法提高容错性能。
📝 Abstract
Small high-rate non-CSS stabilizer codes provide compact platforms for encoded quantum computation, but mixed-Pauli checks and limited native transversal logical gates complicate fault-tolerant dynamics. Block-level constructions offer an alternative by mapping an entire logical block to a physical circuit rather than compiling separately protected logical gates. We investigate this approach using the high-rate [[8,3,3]] non-CSS code and logical Trotter circuits as a testbed. We construct flagged syndrome-extraction circuits and establish a circuit-level memory pseudo-threshold near \(1.5\times10^{-3}\). We then apply our symplectic-transvection construction, which maps a logical Trotter circuit to a physical circuit with the same block pattern for any stabilizer code. Although this mapping preserves the intended unitary algebraically, encoded Trotter circuits exhibit asymmetry between logical-\(X\) and logical-\(Z\) failure channels. Single-fault analysis identifies the mechanism: a fault on the shared parity ancilla can propagate through the uncomputation network into an undetectable logical operator, reducing the effective circuit distance in the affected sector. We evaluate flag-conditioned recovery, biased-noise decoding, CliNR resource verification, flag postselection, and asymmetric gate-noise models. These methods suppress propagated faults but do not simultaneously suppress both logical sectors in the realistic configurations studied. A diagnostic protected limit removing the identified malignant first-order locations restores pseudo-threshold behavior in both sectors, approaching memory performance. These results demonstrate the potential of block-level logical constructions for non-CSS codes without rich native transversal gate sets and the joint protection of the parity network, analog rotation, and recovery required to preserve fault-tolerant distance.
Problem

Research questions and friction points this paper is trying to address.

fault-tolerant quantum simulation
high-rate non-CSS codes
logical Trotter circuits
Innovation

Methods, ideas, or system contributions that make the work stand out.

block-level constructions
non-CSS codes
logical Trotter circuits
flagged syndrome-extraction circuits
asymmetric gate-noise models
💼 Related Jobs
No related jobs found.
Z
Zhuangzhuang Chen
School of Electrical, Computing and Software Engineering, University of Arizona, Tucson, AZ 85721, USA
Narayanan Rengaswamy
Narayanan Rengaswamy
Assistant Professor of Electrical and Computer Engineering, The University of Arizona
Quantum Error CorrectionQuantum ComputingQuantum NetworkingQuantum Sensing