AstRL: Analog and Mixed-Signal Circuit Synthesis with Deep Reinforcement Learning

📅 2026-02-12
📈 Citations: 0
Influential: 0
📄 PDF

Technology Category

Application Category

📝 Abstract
Analog and mixed-signal (AMS) integrated circuits (ICs) lie at the core of modern computing and communications systems. However, despite the continued rise in design complexity, advances in AMS automation remain limited. This reflects the central challenge in developing a generalized optimization method applicable across diverse circuit design spaces, many of which are distinct, constrained, and non-differentiable. To address this, our work casts circuit design as a graph generation problem and introduces a novel method of AMS synthesis driven by deep reinforcement learning (AstRL). Based on a policy-gradient approach, AstRL generates circuits directly optimized for user-specified targets within a simulator-embedded environment that provides ground-truth feedback during training. Through behavioral-cloning and discriminator-based similarity rewards, our method demonstrates, for the first time, an expert-aligned paradigm for generalized circuit generation validated in simulation. Importantly, the proposed approach operates at the level of individual transistors, enabling highly expressive, fine-grained topology generation. Strong inductive biases encoded in the action space and environment further drive structurally consistent and valid generation. Experimental results for three realistic design tasks illustrate substantial improvements in conventional design metrics over state-of-the-art baselines, with 100% of generated designs being structurally correct and over 90% demonstrating required functionality.
Problem

Research questions and friction points this paper is trying to address.

analog and mixed-signal circuits
circuit synthesis
design automation
non-differentiable optimization
generalized optimization
Innovation

Methods, ideas, or system contributions that make the work stand out.

deep reinforcement learning
analog and mixed-signal circuit synthesis
graph generation
transistor-level design
simulator-in-the-loop
🔎 Similar Papers
No similar papers found.
F
Felicia B. Guo
Department of Electrical Engineering and Computer Sciences, University of California Berkeley
K
Ken T. Ho
Department of Electrical Engineering and Computer Sciences, University of California Berkeley
Andrei Vladimirescu
Andrei Vladimirescu
University of California, Berkeley
IC modeling and simulationCMOS for quantum computingBeyond CMOS
Borivoje Nikolic
Borivoje Nikolic
University of California Berkeley
Integrated circuitsVLSIComputer ArchitectureCommunicationsSignal Processing