Reproducibility and Standardization in gem5 Resources v25.0

📅 2025-12-15
📈 Citations: 0
Influential: 0
📄 PDF
🤖 AI Summary
To address three reproducibility bottlenecks in gem5 simulation—non-uniform disk image construction, insufficient dynamism of exit event handling, and multi-workload coordination reliant on external scripts—this work proposes: (1) the first standardized, cross-ISA (x86/ARM/RISC-V) disk image building pipeline using Packer; (2) a driver-based exit event abstraction coupled with Linux kernel hypercalls, replacing hardcoded exit points; and (3) the first native integration of gem5’s MultiSim parallel framework with Suite test-suite management. The solution enables full-stack automation—including image generation, host-guest communication, distributed simulation scheduling, and remote monitoring. We release 12 prebuilt disk images, 6 Linux kernels, and 200+ cross-ISA validated workloads. Environment setup time is reduced by 90%, external script dependencies are eliminated entirely, and end-to-end reproducibility and collaborative scalability are significantly enhanced.

Technology Category

Application Category

📝 Abstract
Reproducibility in simulation-based computer architecture research requires coordinating artifacts like disk images, kernels, and benchmarks, but existing workflows are inconsistent. We improve gem5, an open-source simulator with over 1600 forks, and gem5 Resources, a centralized repository of over 2000 pre-packaged artifacts, to address these issues. While gem5 Resources enables artifact sharing, researchers still face challenges. Creating custom disk images is complex and time-consuming, with no standardized process across ISAs, making it difficult to extend and share images. gem5 provides limited guest-host communication features through a set of predefined exit events that restrict researchers' ability to dynamically control and monitor simulations. Lastly, running simulations with multiple workloads requires researchers to write custom external scripts to coordinate multiple gem5 simulations which creates error-prone and hard-to-reproduce workflows. To overcome this, we introduce several features in gem5 and gem5 Resources. We standardize disk-image creation across x86, ARM, and RISC-V using Packer, and provide validated base images with pre-annotated benchmark suites (NPB, GAPBS). We provide 12 new disk images, 6 new kernels, and over 200 workloads across three ISAs. We refactor the exit event system to a class-based model and introduce hypercalls for enhanced guest-host communication that allows researchers to define custom behavior for their exit events. We also provide a utility to remotely monitor simulations and the gem5-bridge driver for user-space m5 operations. Additionally, we implemented Suites and MultiSim to enable parallel full-system simulations from gem5 configuration scripts, eliminating the need for external scripting. These features reduce setup complexity and provide extensible, validated resources that improve reproducibility and standardization.
Problem

Research questions and friction points this paper is trying to address.

Standardizes disk-image creation across multiple ISAs to simplify custom image development.
Enhances guest-host communication with a class-based exit event system and hypercalls.
Enables parallel full-system simulations via Suites and MultiSim to eliminate external scripting.
Innovation

Methods, ideas, or system contributions that make the work stand out.

Standardized disk-image creation across ISAs using Packer
Refactored exit event system with hypercalls for guest-host communication
Introduced Suites and MultiSim for parallel full-system simulations
🔎 Similar Papers
No similar papers found.
K
Kunal Pai
University of California, Davis, Davis, USA
H
Harshil Patel
University of California, Davis, Davis, USA
E
Erin Le
University of California, Davis, Davis, USA
N
Noah Krim
University of California, Davis, Davis, USA
Mahyar Samani
Mahyar Samani
University of California Davis
Computer Architecture
Bobby R. Bruce
Bobby R. Bruce
University of California, Davis
Software EngineeringSimulation Softwaregem5SBSE
Jason Lowe-Power
Jason Lowe-Power
Associate Professor, University of California, Davis
Computer architecture