HBQ: Hierarchical Scaling Block Quantization with Hardware-Efficiency-Aware Design for Accurate LLM Inference

📅 2026-08-31
📈 Citations: 0
Influential: 0
📄 PDF
🤖 AI Summary
为提高大型语言模型推理效率,提出HBQ方法,通过层次化块量化和硬件高效设计解决精度与效率之间的权衡问题。
📝 Abstract
Block Quantization (BQ) is a promising approach for efficient deployment of large language models (LLMs), enabling low-precision computation with controlled accuracy degradation. Compared to scalar weight-only quantization (WoQ), BQ quantizes both weight and activation, offering higher hardware efficiency and end-to-end inference on a unified datapath, but its design space, spanning bit-width, block size, scaling, and numeric formats, remains underexplored. We provide hardware/benchmark results through design space exploration (DSE). We find that increasing block size improves hardware efficiency by amortizing dequantization and accumulation costs, but degrades accuracy. This trade-off limits conventional BQ methods. Motivated by this insight, we propose Hierarchical Block Quantization (HBQ). Unlike prior methods [1], [2], which use small blocks and conventional Power-of-Two (PoT) or integer-based scaling, HBQ uses large blocks to maximize efficiency and introduces low-overhead significand (SIG) scaling for second-level quantization. By allocating quantization levels effectively and accounting for distinct activation and weight distributions, SIG scaling compensates for large-block errors more effectively than prior PoT and INT schemes. HBQ-A (accurate) achieves W4A16-level accuracy using only W4A5 while requiring less silicon area than NVFP4. HBQ-E (efficient) further reduces hardware cost by 17% while maintaining higher accuracy than all existing BQ methods. We implemented a 28nm ASIC accelerator applying HBQ to weights, activations, and KV cache, and integrated a novel partial-sum BQ scheme to further reduce EMA energy. Compared to state-of-the-art WoQ, HBQ delivers $2.3\times$/$4.6\times$ higher area/energy efficiency at the same accuracy level; $1.6$--$3.3\times$ system energy reduction and $1.5$--$3.0\times$ speedup over prior BQ methods while providing best accuracy.
Problem

Research questions and friction points this paper is trying to address.

Block Quantization
Hardware Efficiency
Accuracy Degradation
Large Language Models
Design Space Exploration
Innovation

Methods, ideas, or system contributions that make the work stand out.

Hierarchical Block Quantization
SIG Scaling
Hardware Efficiency
Large Block Size
ASIC Accelerator
🔎 Similar Papers
No similar papers found.
💼 Related Jobs
No related jobs found.
C
Chun-Ting Chen
Cornell University
D
Dongmin Han
Cornell University
H
Hangyeol Mun
Cornell University
J
Jake Hyun
Cornell University
Arnab Raha
Arnab Raha
Senior Research Scientist, NPU Advanced Architecture, Intel AI
Approximate ComputingHardware Accelerator DesignLow Power Embedded SystemsSystem-on-Chips
A
Amit Agarwal
Intel Corporation
M
Mark Anders
Intel Corporation
M
Mohamed Abdelfattah
Cornell University
Jae-sun Seo
Jae-sun Seo
Cornell Tech
VLSI / ASICDigital/Mixed-Signal CircuitsFPGAML Hardware DesignNeuromorphic Computing